Volume 21, Issue 2 (1-2003)                   JCME 2003, 21(2): 15-27 | Back to browse issues page

XML Persian Abstract Print

Abstract:   (3546 Views)
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Eulerian path should be found for the logic function. Every discontinuity causes an increase in the area as well as a reduction in the clock rate and performance. The realization of a logic function using the static CMOS technology is done through different methods, most of which are based on the Ueharas method. In this paper, an algorithm is suggested that finds the Eulerian path and allows the implementation of the circuit with continuity in the diffusion region that results in minimum area. In a case where there is no Eulerian path, the possible sub-paths are found. In addition, the algorithm gives information that helps the layout generation. Keywords: VLSI, Ueharas method, Static CMOS, Continous diffusion, Standard cell.
Full-Text [PDF 1354 kb]   (848 Downloads)    
Type of Study: Research | Subject: General
Received: 2014/10/25 | Published: 2003/01/15

Rights and permissions
Creative Commons License This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.